Verification of dynamic systems with locks and variables

Corto Mascle joint work with Anca Muscholl, Igor Walukiewicz

PaVeDys

Verification of dynamic systems with locks and variables

Corto Mascle joint work with Anca Muscholl, Igor Walukiewicz

PaVeDys

Q

Q

All processes acquire and release locks in a stack-like order, i.e., a process can only release the lock it acquired the latest.

All processes acquire and release locks in a **stack-like order**, i.e., a process can only release the lock it acquired the latest.

All processes acquire and release locks in a stack-like order, i.e., a process can only release the lock it acquired the latest.

All processes acquire and release locks in a **stack-like order**, i.e., a process can only release the lock it acquired the latest.

All processes acquire and release locks in a stack-like order, i.e., a process can only release the lock it acquired the latest.

All processes acquire and release locks in a **stack-like order**, i.e., a process can only release the lock it acquired the latest.

▷ We want to allow an unbounded number of processes and locks.

- ▷ We want to allow an unbounded number of processes and locks.
- \triangleright A process can spawn other processes

 \triangleright We want to allow an unbounded number of processes and locks.

 \triangleright A process can spawn other processes

 \triangleright A process takes parameters, represented by *lock variables*

 $Proc = {P(\ell_1, \ell_2), Q(\ell_1, \ell_2, \ell_3), R(), ...}$

 2 Bouajjani, Müller-Olm, Touili, CONCUR 2005 + Kenter's thesis 2022

Locks :

 2 Bouajjani, Müller-Olm, Touili, CONCUR 2005 + Kenter's thesis 2022

Locks :

 2 Bouajjani, Müller-Olm, Touili, CONCUR 2005 + Kenter's thesis 2022

 2 Bouajjani, Müller-Olm, Touili, CONCUR 2005 + Kenter's thesis 2022

Specifications are ω -regular tree languages.

Specifications are ω -regular tree languages.

"Every process is blocked after some point"

"Finitely many processes are spawned" "Infinitely many processes reach an error state q_{err}" **Deadlocks**

Regular model-checking problem

Input: A DLSS D and a parity tree automaton A . **Output:** Is there a run of D accepted by A ?

Regular model-checking problem

Input: A DLSS D and a parity tree automaton A . **Output:** Is there a run of D accepted by A ?

Problem: characterise trees that represent actual executions.

Regular model-checking problem

Input: A DLSS D and a parity tree automaton A . **Output:** Is there a run of D accepted by A ?

Problem: characterise trees that represent actual executions.

Lemma

The set of execution trees of a DLSS is recognised by a Büchi tree automaton of exponential size.

Lemma

The set of execution trees of a DLSS is recognised by a Büchi tree automaton of exponential size.

 $P(\ell_1,\ell_2,\ell_3,\ell_4)$

For each node we guess a label of the form

 \blacktriangleright " ℓ_1 is taken and will never be released". " ℓ_2 will be acquired infinitely many times", ...

▶

Lemma

 $P(\ell_1,\ell_2,\ell_3,\ell_4)$

▶

The set of execution trees of a DLSS is recognised by a Büchi tree automaton of exponential size.

For each node we guess a label of the form

 \blacktriangleright " ℓ_1 is taken and will never be released". " ℓ_2 will be acquired infinitely many times", ...

The automaton checks that:

- \blacktriangleright the labels are consistent
- \triangleright There exists a well-founded linear ordering on locks in which all local orders embed. (Technical part, also see related work [Demri Quaas, Concur '23])

Theorem [M., Muscholl, Walukiewicz Concur 2023]

Regular model-checking of DLSS is EXPTIME-complete, and PTIME for fixed number of locks per process and parity index. Theorem [M., Muscholl, Walukiewicz Concur 2023]

Regular model-checking of DLSS is EXPTIME-complete, and PTIME for fixed number of locks per process and parity index.

What about pushdown processes?

Right-resetting pushdown tree automata

Right-resetting $=$ the stack is emptied every time we go to a right child.

Lemma

Emptiness is decidable in PTIME for right-resetting parity pushdown tree automata when the parity index is fixed.

Right-resetting pushdown tree automata

Right-resetting $=$ the stack is emptied every time we go to a right child.

Lemma

Emptiness is decidable in PTIME for right-resetting parity pushdown tree automata when the parity index is fixed.

Theorem

Regular model-checking of nested pushdown DLSS is EXPTIME-complete, and PTIME when the parity index and the number of locks per process are fixed.

Right-resetting pushdown tree automata

Right-resetting $=$ the stack is emptied every time we go to a right child.

Lemma

Emptiness is decidable in PTIME for right-resetting parity pushdown tree automata when the parity index is fixed.

Theorem

Regular model-checking of nested pushdown DLSS is EXPTIME-complete, and PTIME when the parity index and the number of locks per process are fixed.

What about shared variables?

$P(\ell_1, \ell_2)$

 $\begin{array}{c|c} b & \begin{array}{ccc} \end{array} & \begin{array}{ccc} \end{array} & \end{array}$ We add a register and operations wr and rd writing and reading letters from a finite alphabet in the register.

 $\begin{array}{c|c} b & \begin{array}{ccc} \end{array} & \begin{array}{ccc} \end{array} & \end{array}$ We add a register and operations wr and rd writing and reading letters from a finite alphabet in the register.

Sets of runs are no longer regular.

 $\begin{array}{c|c} b & \begin{array}{ccc} \end{array} & \begin{array}{ccc} \end{array} & \end{array}$ We add a register and operations wr and rd writing and reading letters from a finite alphabet in the register.

Sets of runs are no longer regular.

Theorem

State reachability is undecidable for DLSS with variables.

Bounded writer reversals

Writer reversal $=$ the process writing in the shared register changes.

³ Atig, Bouajjani, Kumar, Saivasan FSTTCS 2014

Bounded writer reversals

Writer reversal $=$ the process writing in the shared register changes.

Theorem

State reachability is decidable for DLSSV with bounded writer reversals.

³Atig, Bouajjani, Kumar, Saivasan FSTTCS 2014

Bounded writer reversals

Writer reversal $=$ the process writing in the shared register changes.

Theorem

State reachability is decidable for DLSSV with bounded writer reversals.

It is undecidable when the processes are pushdown systems³.

³Atig, Bouajjani, Kumar, Saivasan FSTTCS 2014

Consider a run with one process writing and others reading.

Consider a run with one process writing and others reading.

Phase: run section where

- \triangleright the writer is in the same state and has the same locks at the start and at the end,
- ▶ none of the locks used by the writers in the phase are held by another process at the start or the end

Consider a run with one process writing and others reading.

Phase: run section where

- \triangleright the writer is in the same state and has the same locks at the start and at the end,
- \triangleright none of the locks used by the writers in the phase are held by another process at the start or the end

Lemma

Every finite run with a single writer can be cut into $2^{O(|Q|)}$ phases.

Consider one phase.

Consider one phase.

Lemma

Every phase can be replaced by a sequence of phases where at most one reader moves.

Consider one phase.

Consider one phase.

Lemma

Every phase can be replaced by a sequence of phases where at most one reader moves.

Consider one phase.

Lemma

Every phase can be replaced by a sequence of phases where at most one reader moves.

Construct A that:

- guesses a partition of the tree in $K2^{O(|Q|)}$ phases, each with a single writer.
- \blacktriangleright checks lock conditions
- \triangleright checks compatibility of each reader with the writer

Consider one phase.

Lemma

Every phase can be replaced by a sequence of phases where at most one reader moves.

Construct A that:

- guesses a partition of the tree in $K2^{O(|Q|)}$ phases, each with a single writer.
- ▶ checks lock conditions
- \triangleright checks compatibility of each reader with the writer

Conjecture

Verification of DLSSV against ω -regular tree specifications is decidable.

What is left to do

Conjecture

Verification of DLSSV against ω -regular tree specifications is decidable.

- \triangleright Controller synthesis: local strategies enforcing the specification
- ▶ Parameterised complexity w.r.t. the number of locks per process: everything is in XP, can we do better?

What is left to do

Conjecture

Verification of DLSSV against ω -regular tree specifications is decidable.

- ▶ Controller synthesis: local strategies enforcing the specification
- ▶ Parameterised complexity w.r.t. the number of locks per process: everything is in XP, can we do better?

Thanks!